View EW Stats
Jump to content
Engineering Wall


  • entries
    225
  • comments
    0
  • views
    4,787

Physical Design Data Validation from Cell Design to Tapeout

Sign in to follow this  
admin

15 views

w_engt02c.gif

Given that IC design teams are often working collaboratively across the globe, companies have chosen to implement parallel design workflows to keep disparate teams on the same page. However, these parallel systems can prove to be a problem. If one team makes a mistake in their design, it often affects the work of another team, creating knock-on problems that can delay a release. 

This nine-page white paper discusses how managing design integrity from cell and block design through tapeout in parallel design implementation flows is crucial to synchronize design elements between teams and avoid costly delays. Managing the integrity of data during design iteration or FEOL/BEOL staged tapeout flows can prevent delays during implementation and ensure the data being sent to be manufactured is what was intended. 



Request Free!

View the full article

Sign in to follow this  


0 Comments


Recommended Comments

There are no comments to display.

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×